


VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects

Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu,
Jun Nakano, Abhishek Tiwari and Josep Torrellas

University of Illinois at Urbana-Champaign
<http://iacoma.cs.uiuc.edu>

Parameter Variation




Process Variation is a Problem

Variation of V_t and L_{eff} :


- Chip leakage power \uparrow
- Chip frequency \downarrow

Chip Frequency Decreases

$$T_g \propto \frac{V_{dd}L_{eff}}{\mu(T)(V_{dd} - V_t)^\alpha}$$



Distribution of path delays in pipe stage: No variation




Distribution of path delays in pipe stage: With variation

Implications on Design Decisions

- Unlikely designs will be for worst-case par. values
 - Chips too slow or too costly to design
 - Performance of a generation lost
- Alternative: design closer to avg. par values
 - Some parts of the chip will be too slow: can we live with timing errors?
 - Some parts of the chip will dissipate too much power: can we push it to other parts of the chip?
 - Multi-tiered solution required: circuits, CAD, micro-architecture, software → this talk focuses on μ arch.

Variation components




Modeling Process Variation

Process Variation (Not to Scale)

Systematic Variation

- Lens aberrations
- Mask deformities
- Thickness variation in CMP
- Photo-lithographic effects



Random Variation

- Variable dopant density
- Line edge roughness


Systematic Variation

- We divide the chip into a grid of points
 - Each point has one random value of ΔP_{sys}
- Multivariate normal distribution ($\mu_{\text{sys}}, \sigma_{\text{sys}}$)

- Characterized by a correlation function:


$$\text{corr}(P_{\vec{x}}, P_{\vec{y}}) = \rho(r) ; r = |\vec{x} - \vec{y}|$$

- Correlation is position independent and isotropic
- For $\rho(r)$ we choose the spherical model
- Random: modeled analytically at transistor granularity




Spherical Model


$$\rho(r) = \begin{cases} 1 - \frac{3r}{2\phi} + \frac{r^2}{2\phi^2} & : (r \leq \phi) \\ 0 & : \text{otherwise} \end{cases}$$



Stronger correlation




Weaker correlation




- Matches measured data [Friedberg et al. 05]

Modeling Systematic Variation


Multivariate normal distribution with Spherical Spatial Correlation (μ, σ, Φ)






Example variation map




Break into a million cells




Paths in a Pipeline Stage




Error rate: $P_E(t) = 1 - cdf(t)$




Error-rate vs Frequency



Basic Kinds of Structures



Logic



35% Wiring

65% Logic

Elmore Delay Model

Alpha Power Law

$$T_g \propto \frac{L_{eff} V_{DD}}{\mu(T)(V_{DD} - V_{th})^\alpha}$$

Logic Delay

Distribution of path delays – no variation

$$d_{\text{wire}} + d_{\text{gate}} = 1$$

$$D_{\text{varlogic}} = (d_{\text{wire}} + \eta^* d_{\text{gate}})^* D_{\text{logic}} + d_{\text{gate}}^* D_{\text{extra}}$$

Distribution of path delays with variation

Relative gate delay due to systematic variation in P,V, T


Delay due to random variation

- Obtain D_{logic} using a timing analysis tool

Memory Delay

$$T_{mem} \propto \frac{1}{I_{cell}}$$

- Solve for I_{cell} using long channel eqns.
- $I_{cell} = f(V_{tX}, V_{tY}, L_X, L_Y)$
- V_{tX}, V_{tY}, L_X and L_Y are gaussian variables



- $\mu_{vtx}, \mu_{vty}, \mu_{lx}, \mu_{ly}$ are the systematic components
- $\sigma_{vtx}, \sigma_{vty}, \sigma_{lx}, \sigma_{ly}$ are the random components


Memory Delay - II

- Find a distribution for T_{mem}
 - T_{mem} is a function of four gaussian variables
 - Model T_{mem} as a normal distribution
 - Find the μ and σ for T_{mem} using multi-variable Taylor expansion
 - This is the access time dist. for 1 bit
- A typical entry has 32-128 bits
 - Find the max distribution of 32-128 normal variables
- Error probability = $1 - \text{cdf}(t_{\text{mem}})$

Memory Delay

Memory Cell

Memory Line




Delay dist.

- Use Kirchoff's equations
- Long channel trans. equations
- Multi-variable Taylor expansion

max. distribution


$$\text{Delay}_{\text{line}} = \max(\text{Delay}_{\text{cell}}) \rightarrow$$




Combined Error Model

- We have the delay distributions
- For each structure
 - per access, $P(E) = 1 - \text{cdf}(t)$
 - $P(E)$ per inst = $\alpha P(E)$, $\alpha = \text{accesses/inst}$.
- Combined error rate per instruction
 - $P(E)_{\text{total}} = \sum \alpha P(E)$
- CPI penalty per instruction
 - $\text{recovery_penalty} * P(E)_{\text{total}}$

Validation – Logic




Validation – Memory





Finding out the Distributions

Using a timing analysis tool




Adding Up all Pipe Stages

Whole processor




$$P_E(f) = \sum_i (\alpha_i \times P_{Ei}(f))$$

Overview




Variation Aware Timing Speculation (VATS)




Performance vs Frequency

$$Perf(f) = \frac{f}{CPI_{comp} + CPI_{stall_mem} + CPI_{rec}}$$

← $P_E(f) \times \text{recovery_penalty}$



AMD Athlon-like Processor



Conclusion

- Micro-architects can help solve par variation
 - Cores that assume faults occur all the time
 - Frequency / Power / Error rate are tradeable
 - Techniques to mitigate variation-induced errors
 - Develop models that give insights
 - Work with circuits, CAD, and software folks