

EVAL

UTILIZING PROCESSORS WITH VARIATION-INDUCED TIMING ERRORS

SMRUTI R. SARANGI

BRIAN GRESKAMP

ABHISHEK TIWARI

JOSEP TORRELLAS

UNIVERSITY OF ILLINOIS

[HTTP://IACOMA.CS.UIUC.EDU](http://iacoma.cs.uiuc.edu)




UNIVERSITY
OF ILLINOIS

i-acoma
group

PROBLEM: PROCESS VARIATION


Transistor parameters (V_{th} and L_{eff}) vary across the processor die



Chip Frequency



Chip Leakage Power



PROBLEM: DESIGNING FOR THE WORST CASE

- Design for worst case gives poor performance
- Design for closer to nominal gives timing errors
- Can we design the processor to tolerate errors and trade errors off for power and performance?
- What is the area cost of an error-tolerant design?


CONTRIBUTIONS

1. EVAL: Framework of how processors tolerate and mitigate **variation-induced errors**
 - Trade off error rate for power & frequency
2. **High-dimensional dynamic adaptation** to optimize power and performance in the presence of errors
 - Implementation based on machine learning
3. Example implementation improves performance by 40% under power & temp constraints
 - 11% core area cost






VARIATION-INDUCED TIMING ERRORS

Before Variation




After Variation




EVAL FRAMEWORK

- Run processor at high freq with nonzero timing error rate (P_E)
- Silently detect and correct errors
 - Examples: Razor, DIVA, Paceline, *etc.*
 - P_E determines performance, not correctness
- Modify P_E vs f curves so that variation-induced errors are less frequent
 - Transformations: Shift, Tilt, Reshape, Adapt

SHIFT AND TILT




Power \uparrow
 $P_E \downarrow$





- Speed up all paths
- Methods:
 - ASV, Body Bias (ABB)
 - Structure Resizing

- Speed up some paths
- Methods
 - Design module without gate sizing


SHIFT AND TILT IMPLEMENTATION




- Shift
- Per-subsystem ASV, ABB
- Issue Queue Resizing: Pass gates select full-size or 3/4 size
- Tilt: Include replica ALU designed without gate sizing



RESHAPE AND ADAPT




- Slow down fast pipe stages to save power
- Spend power to Shift and Tilt slow stages
- All stages have low P_E



- Apply Shift and Tilt differently for each application phase

HIGH-DIMENSION DYNAMIC ADAPTATION: CONTROLLER




- Goal: Optimize Performance
- Constraints: Max power & temp, per-subsystem $P_E < 1 / 10K$ cycles
- Outputs: issue queue size, ALU impl, per-subsystem $\{V_{DD}, V_{BB}\}$

CONTROLLER INPUTS

- Heatsink temperature sensor (T_H)
- Per-subsystem activity counters (α_i):
Estimate dynamic power [Isci03]
- Per-subsystem variation parameters ($Vt0_i$) measured by manufacturer

NAIVE CONTROLLER




Too many dimensions to
optimize simultaneously!

REDUCED-DIMENSION CONTROLLER


Dimension reduction: Decompose problem

Step 1: Determine what freq the core can support



REDUCED-DIMENSION CONTROLLER

Step 2: Optimally configure voltages for each subsystem




CONTROLLER IMPL: FUZZY LOGIC

Freq algorithm



Power algorithm



Subcontrollers built
as fuzzy systems



Advantages	Disadvantages
Very fast in software (~6 μ s total run time)	Must be trained before use
Very accurate in practice	Solutions are approximate


TRADING ERROR RATE FOR PERFORMANCE






ERROR RATE: A THIRD AXIS FOR ARCHITECTS

FREQ ↑
POWER ↑
POWER ↓
ERRORS ↑
FREQ ↑
ERRORS ↑↑



EVALUATION SETUP


- Athlon-like 45nm Core (30W max)
- 15 domains for ASV, ABB
 - V_{DD} : [800mV, 1.2V]
 - V_{BB} : [-500mV, 500mV]
- Diva-like checker
- Variable issue queue (68 or 50 entries)
- Replicated int ALU and FPU add/multiply



ENVIRONMENTS EVALUATED

	Timing Speculation (Diva)	ASV	ABB	Issue Q Resizing	FU Replication
Baseline					
TS	X				
TS+ASV	X	X			
TS+ASV+ABB	X	X	X		
TS+ASV+Q	X	X		X	
TS+ASV+Q+FU	X	X		X	X
ALL	X	X	X	X	X

PERFORMANCE



- 40% performance improvement in preferred environment (11% area overhead)
- Fuzzy controller as good as a perfect one

CONCLUSIONS

- Error rate as a *third axis* for μ arch optimization beyond power and frequency
- High-dimensional dynamic adaptation optimizes power and performance in the presence of errors
- Fuzzy controller is fast and accurate
- 40% performance improvement under power & temp constraints, only 11% core area overhead

EVAL

UTILIZING PROCESSORS WITH VARIATION-INDUCED TIMING ERRORS

SMRUTI R. SARANGI

BRIAN GRESKAMP

ABHISHEK TIWARI

JOSEP TORRELLAS

UNIVERSITY OF ILLINOIS


[HTTP://IACOMA.CS.UIUC.EDU](http://iacoma.cs.uiuc.edu)




UNIVERSITY
OF ILLINOIS

i-acoma
group

POWER



- Successfully invests max allowable power to achieve performance gain
- Fuzzy control as good as exhaustive



Pareto-optimal surface for a single subsystem with ASV and Body Bias

IMPROVING CONTROLLER ACCURACY

- Dimension reduction ignores lateral heat conduction, global power constraint
- Control decision can be suboptimal or **infeasible**
- *Retuning cycles* repair or improve the solution
 - If initial soln is infeasible, increase freq exponentially until it is feasible
 - Increase freq linearly until a constraint is violated, back off by one step

CONTROLLER OPERATION

