• Papers
    • » Multiprocessor Organization and System Design
  1. Distributed Data Persistency,
    Apostolos Kokolis, Antonis Psistakis, Benjamin Reidys, Jian Huang, Josep Torrellas,
    International Symposium on Microarchitecture (MICRO), October 2021. [Presentation slides].
  2. Maya: Using Formal Control to Obfuscate Power Side Channels,
    Raghavendra Pothukuchi, Sweta Pothukuchi, Petros Voulgaris, Alex Schwing, Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2021. [Presentation slides].
    Details on the design of the formal controller are in Designing a Robust Controller for Obfuscating a Computer’s Power, Technical Report, June 2021.
  3. Execution Dependence Extension (EDE): ISA Support for Eliminating Fences,
    Thomas Shull, Nikos Nikoleris, Ilias Vougioukas, Wendy Elsasser, Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2021. [Presentation slides].
  4. BabelFish: Fusing Address Translations for Containers
    by Dimitrios Skarlatos, Umur Darbaz, Bhargava Gopireddy, Nam Sung Kim, and Josep Torrellas,
    IEEE Micro Magazine, Top Picks in Computer Architecture Issue, May-June 2021.
  5. Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
    by Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher Fletcher,
    Research Highlight, Communications of the ACM (CACM), 2021.
  6. UniHeap: Managing Persistent Objects Across Managed Runtimes for Non-Volatile Memory,
    Daixuan Li, Benjamin Reidys, Jinghan Sun, Thomas Shull, Josep Torrellas, Jian Huang,
    International Systems and Storage Conference (SYSTOR), June 2021. [Presentation slides].
  7. Jamais Vu: Thwarting Microarchitectural Replay Attacks,
    Dimitrios Skarlatos, Zirui Neil Zhao, Riccardo Paccagnella, Christopher Fletcher, Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2021. [Presentation slides].
  8. Speculative Interference Attacks: Breaking Invisible Speculation Schemes,
    M. Behnia, P. Sahu, R. Paccagnella, J. Yu, Z. Zhao, X. Zou, T. Unterluggauer, J. Torrellas, C. Rozas, A. Morrison, F. Mckeen, F. Liu, R. Gabor, C. Fletcher, A. Basak, A. Alameldeen,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2021. [Presentation slides].
  9. WiDir: A Wireless-Enabled Directory Cache Coherence Protocol,
    Antonio Franques, Apostolos Kokolis, Sergi Abadal, Vimuth Fernando, Sasa Misailovic, Josep Torrellas,
    International Symposium on High Performance Computer Architecture (HPCA), February 2021. [Presentation slides].
  10. One Protocol to Rule Them All: Deep Reinforcement Learning Aided MAC for Wireless Network-on-Chips,
    Suraj Jog, Zikun Liu, Antonio Franques, Vimuth Fernando, Sergi Abadal, Josep Torrellas, Haitham Hassanieh,
    USENIX Symposium on Networked Systems Design and Implementation (NSDI), April 2021. [Presentation slides].
  11. Fuzzy-Token: An Adaptive MAC Protocol for Wireless-Enabled Manycores,
    Antonio Franques, Sergi Abadal, Haitham Hassanieh, Josep Torrellas,
    Design, Automation and Test in Europe Conference (DATE), February 2021. [Presentation slides].
  12. Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis
    Zirui Neil Zhao, Houxiang Ji, Mengjia Yan, Jiyong Yu, Christopher W. Fletcher, Adam Morrison, Darko Marinov, and Josep Torrellas,
    The International Symposium on Microarchitecture (MICRO), October 2020. [Presentation slides].
  13. P-INSPECT: Architectural Support for Programmable Non-Volatile Memory Frameworks
    Apostolos Kokolis, Thomas Shull, Jian Huang, and Josep Torrellas,
    The International Symposium on Microarchitecture (MICRO), October 2020. [Presentation slides].
  14. SAVE: Sparsity-Aware Vector Engine for Accelerating DNN Training and Inference on CPUs
    Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, Sara Baghsorkhi, and Josep Torrellas,
    The International Symposium on Microarchitecture (MICRO), October 2020. [Presentation slides].
  15. Draco: Architectural and Operating System Support for System Call Security
    Dimitrios Skarlatos, Qingrong Chen, Jianyan Chen, Tianyin Xu, and Josep Torrellas,
    The International Symposium on Microarchitecture (MICRO), October 2020. [Presentation slides].
  16. Speeding Up SpMV for Power-Law Graph Analytics by Enhancing Locality and Vectorization
    Serif Yesil, Azin Heidarshenas, Adam Morrison, and Josep Torrellas,
    The International Conference for High Performance Computing, Networking, Storage, and Analysis (SC), November 2020. [Presentation slides].
  17. SparseTrain: Leveraging Dynamic Sparsity in Software for Training DNNs on General-Purpose SIMD Processors
    Zhangxiaowen Gong, Houxiang Ji, Christopher W. Fletcher, Christopher J. Hughes, and Josep Torrellas,
    The International Conference on Parallel Architectures and Compilation Techniques (PACT), October 2020. [Presentation slides].
  18. BabelFish: Fusing Address Translations for Containers
    by Dimitrios Skarlatos, Umur Darbaz, Bhargava Gopireddy, Nam Sung Kim, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2020. [Presentation slides]. Selected as Top Picks from Computer Architecture Conferences.
  19. Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution
    by Jiyong Yu, Namrata Mantri, Josep Torrellas, Adam Morrison, and Christopher W. Fletcher,
    International Symposium on Computer Architecture (ISCA), June 2020. [Presentation slides]. Selected as First Prize in Intel Hardware Security Academic Award.
  20. SNUG: Architectural Support for Relaxed Concurrent Priority Queueing in Chip Multiprocessors
    by Azin Heidarshenas, Tanmay Gangwani, Serif Yesil, Adam Morrison, and Josep Torrellas,
    International Conference on Supercomputing (ICS), June 2020. [Presentation slides].
  21. V-Combiner: Speeding-up Iterative Graph Processing on a Shared-Memory Platform with Vertex Merging
    by Azin Heidarshenas, Serif Yesil, Dimitrios Skarlatos, Sasa Misailovic, Adam Morrison and Josep Torrellas,
    International Conference on Supercomputing (ICS), June 2020. [Presentation slides].
  22. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism
    by Dimitrios Skarlatos, Apostolos Kokolis, Tianyin Xu, and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2020. [Presentation slides]. [Video]. ASPLOS 2020 Best Paper Award. Also Selected as an Honorable Mention in IEEE Micro Top Picks from Computer Architecture Conferences.
  23. MicroScope: Enabling Microarchitectural Replay Attacks
    by Dimitrios Skarlatos, Mengjia Yan, Bhargava Gopireddy, Read Sprabery, Josep Torrellas, and Christopher Fletcher,
    IEEE Micro Magazine, Volume 40, Issue 3, May-June 2020.
  24. Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
    by Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher Fletcher,
    IEEE Micro Magazine, Volume 40, Issue 3, May-June 2020.
  25. Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication
    by Xavier Timoneda, Sergi Abadal, Antonio Franques, Dionysios Manessis, Jin Zhou, Josep Torrellas, Eduard Alarcon, and Albert Cabellos-Aparicio,
    IEEE Transactions on Communications, vol. 68, no. 5, 2020.
  26. Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures
    by Mengjia Yan, Christopher W. Fletcher, and Josep Torrellas,
    USENIX Security Symposium (USS), August 2020. [Presentation slides].
  27. Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
    by Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher Fletcher,
    International Symposium on Microarchitecture (MICRO), October 2019. [Presentation slides]. MICRO 2019 Best Paper Award. Also Selected as one of 12 IEEE Micro 2020 Top Picks from Computer Architecture Conferences. Also Research Highlight, Communications of the ACM (CACM).
  28. Understanding Priority-Based Scheduling of Graph Algorithms on a Shared-Memory Platform
    by Serif Yesil, Azin Heidarshenas, Adam Morrison, and Josep Torrellas,
    International Conference for High Performance Computing, Networking, Storage, and Analysis (SC), November 2019. [Presentation slides].
  29. Designing Vertical Processors in Monolithic 3D
    by Bhargava Gopireddy and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2019. [Presentation slides]. Selected as an Honorable Mention in IEEE Micro 2020 Top Picks from Computer Architecture Conferences.
  30. SecDir: A Secure Directory to Defeat Directory Side-Channel Attacks
    by Mengjia Yan, Jen-Yang Wen, Christopher Fletcher, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2019. [Presentation slides].
  31. MicroScope: Enabling Microarchitectural Replay Attacks
    by Dimitrios Skarlatos, Mengjia Yan, Bhargava Gopireddy, Read Sprabery, Josep Torrellas, and Christopher Fletcher,
    International Symposium on Computer Architecture (ISCA), June 2019. [Presentation slides]. Selected as one of 12 IEEE Micro 2020 Top Picks from Computer Architecture Conferences.
  32. Replica: A Wireless Manycore for Communication-Intensive and Approximate Data
    by Vimuth Fernando, Antonio Franques, Sergi Abadal, Sasa Misailovic, and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2019. [Presentation slides].
  33. Opportunistic Beamforming in Wireless Network-on-Chip
    by Sergi Abadal, Adrian Marruedo, Antonio Franques, Hamidreza Taghvaee, Albert Cabellos-Aparicio, Jin Zhou, Josep Torrellas, and Eduard Alarcon,
    International Symposium on Circuits and Systems (ISCAS), May 2019. [Presentation slides].
  34. NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory
    by Thomas Shull, Jiho Choi, Maria J. Garzaran, and Josep Torrellas,
    International Symposium on High-Performance Computer Architecture (HPCA), February 2019. [Presentation slides].
  35. PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems
    by Apostolos Kokolis, Dimitrios Skarlatos, and Josep Torrellas,
    International Symposium on High-Performance Computer Architecture (HPCA), February 2019. [Presentation slides].
  36. Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World
    by Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher Fletcher, Roy Campbell, and Josep Torrellas,
    IEEE Symposium on Security and Privacy (SP), May 2019. [Presentation slides]. Also, Workshop on Hardware and Architectural Support for Security and Privacy (HASP), June 2018, [slides from the talk].
  37. Speculative Taint Tracking (STT): A Formal Analysis
    by Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, and Christopher W. Fletcher,
    Technical Report, October 2019.
  38. InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy
    by Mengjia Yan, Jiho Choi, Dimitrios Skarlatos, Adam Morrison, Christopher W. Fletcher, and Josep Torrellas,
    International Symposium on Microarchitecture (MICRO), October 2018.
    Corrected version of the paper.
    One-page explanation of the correction.
    [Presentation slides]. Honorable Mention in 2019 IEEE Micro's Top Picks from Computer Architecture Conferences.
  39. Millimeter-Wave Propagation Within a Computer Chip Package
    by Xavier Timoneda, Sergi Abadal, Albert Cabellos-Aparicio, Dionysios Manessis, Jin Zhou, Antonio Franques, Josep Torrellas and Eduard Alarcon,
    International Symposium on Circuits and Systems (ISCAS), May 2018. [Presentation slides].
  40. RnR-Safe: Record-Replay Architecture as a General Security Framework
    by Yasser Shalabi, Mengjia Yan, Nima Honarmand, Ruby Lee, and Josep Torrellas,
    International Symposium on High-Performance Computer Architecture (HPCA), February 2018. [Presentation slides].
  41. OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture
    by Sergi Abadal, Josep Torrellas, Eduard Alarcon, and Albert Cabellos-Aparicio,
    IEEE Transactions on Parallel and Distributed Systems (TPDS), Volume: 29 Issue: 3, March 2018.
  42. Medium Access Control in Wireless Network-on-Chip: A Context Analysis
    by Sergi Abadal, Albert Mestres, Josep Torrellas, Eduard Alarcon, and Albert Cabellos-Aparicio,
    IEEE Communications Magazine, January 2018.
  43. PageForge: A Near-Memory Content-Aware Page-Merging Architecture
    by Dimitrios Skarlatos, Nam Sung Kim, and Josep Torrellas,
    International Symposium on Microarchitecture (MICRO), October 2017. [Presentation slides].
  44. ShortCut: Architectural Support for Fast Object Access in Scripting Languages
    by Jiho Choi, Thomas Shull, Maria Garzaran, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2017. [Presentation slides].
  45. Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks
    by Mengjia Yan, Bhargava Gopireddy, Thomas Shull, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2017. [Presentation slides].
  46. Survive: Pointer-based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery
    by Amirhossein Mirhosseini, Aditya Agrawal, and Josep Torrellas,
    IEEE Computer Architecture Letters (CAL), July-December 2017.
  47. Compiler Support for Software Cache Coherence
    by Sanket Tavarageri, Wooil Kim, Josep Torrellas, and P. Sadayappan,
    International Conference on High Performance Computing, Data, and Analytics (HiPC), December 2016. [Presentation slides]
  48. ReplayConfusion: Detecting Cache-based Covert Channel Attacks Using Record and Replay
    by Mengjia Yan, Yasser Shalabi, and Josep Torrellas,
    International Symposium on Microarchitecture (MICRO), October 2016. [Presentation slides]
  49. A MAC Protocol for Reliable Broadcast Communications in Wireless Network-on-Chip
    by Albert Mestres, Sergi Abadal, Josep Torrellas, Eduard Alarcon, and Albert Cabellos-Aparicio,
    International Workshop on Network on Chip Architectures (NoCArc), October 2016. [Presentation slides]
  50. WearCore: A Core for Wearable Workloads
    by Sanyam Mehta and Josep Torrellas,
    International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2016. [Presentation slides]
  51. Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy
    by Wooil Kim, Sanket Tavarageri, Ponnuswamy Sadayappan, and Josep Torrellas,
    International Parallel and Distributed Processing Symposium (IPDPS), May 2016. [Presentation slides]
  52. CASPAR: Breaking Serialization in Lock-Free Multicore Synchronization
    by Tanmay Gangwani, Adam Morrison, and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2016. [Presentation slides]
  53. WiSync: An Architecture for Fast Synchronization through On-Chip Wireless Communication
    by Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcon, and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), April 2016. [Presentation slides]
  54. SCsafe: Logging Sequential Consistency Violations Continuously and Precisely
    by Yuelu Duan, David Koufaty, and Josep Torrellas,
    International Symposium on High Performance Computer Architecture (HPCA), March 2016. [Presentation slides]
  55. Asymmetric Memory Fences: Optimizing Both Performance and Implementability
    by Yuelu Duan, Nima Honarmand and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2015. [Presentation slides]
  56. Replay Debugging: Leveraging Record and Replay for Program Debugging
    by Nima Honarmand and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2014. [Presentation slides]
  57. OmniOrder: Directory-Based Conflict Serialization of Transactions
    by Xuehai Qian, Benjamin Sahelices, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2014. [Presentation slides]
  58. Improving JavaScript Performance by Deconstructing the Type System
    by Wonsun Ahn, Jiho Choi, Thomas Shull, Maria Garzaran, and Josep Torrellas,
    International Conference on Programming Language Design and Implementation (PLDI), June 2014. Distinguished Paper Award. [Presentation slides]
  59. Making Parallel Programming Easy: Research Contributions from Illinois
    by Josep Torrellas, Sarita V. Adve, Vikram S. Adve, Danny Dig, Minh N. Do, Maria Jesus Garzaran, John C. Hart, Thomas S. Huang, Wen-mei W. Hwu, Samuel T. King, Darko Marinov, Klara Nahrstedt, David A. Padua, Madhusudan Parthasarathy, Sanjay J. Patel, and Marc Snir,
    September 2013.
  60. RelaxReplay: Record and Replay for Relaxed-Consistency Multiprocessors
    by Nima Honarmand and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2014. [Presentation slides]
  61. Extreme-Scale Computer Architecture: Energy Efficiency from the Ground Up
    by Josep Torrellas,
    International Conference on Design, Automation and Test in Europe (DATE), March 2014. [Presentation slides]
  62. Tangle: Route-Oriented Dynamic Voltage Minimization for Variation-Afflicted, Energy-Efficient On-Chip Networks
    by Amin Ansari, Asit Mishra, Jianping Xu, and Josep Torrellas,
    International Symposium on High Performance Computer Architecture (HPCA), February 2014. Best Paper Nominee in HPCA. Honorable Mention in 2015 IEEE Micro's Top Picks from Computer Architecture Conferences. [Presentation slides]
  63. BulkCommit: Scalable and Fast Commit of Atomic Blocks in a Lazy Multiprocessor Environment
    by Xuehai Qian, Benjamin Sahelices, Josep Torrellas, and Depei Qian,
    International Symposium on Microarchitecture (MICRO), December 2013. [Presentation slides]
  64. QuickRec: Prototyping an Intel Architecture Extension for Record and Replay of Multithreaded Programs
    by Gilles Pokam, Klaus Danne, Cristiano Pereira, Rolf Kassa, Tim Kranich, Shiliang Hu, and Justin Gottschlich (Intel), and Nima Honarmand, Nathan Dautenhahn, Sam King and Josep Torrellas (UIUC),
    International Symposium on Computer Architecture (ISCA), June 2013. [Presentation slides]
  65. WeeFence: Toward Making Fences Free in TSO
    by Yuelu Duan, Abdullah Muzahid, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2013. [Presentation slides]
  66. DeAliser: Alias Speculation Using Atomic Region Support
    by Wonsun Ahn, Yuelu Duan and Josep Torrellas,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2013. [Presentation slides]
  67. Cyrus: Unintrusive Application-Level Record-Replay for Replay Parallelism
    by Nima Honarmand, Nathan Dautenhahn, Josep Torrellas, Samuel King, Gilles Pokam and Cristiano Pereira,
    International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2013. [Presentation slides]
  68. Runnemede: An Architecture for Ubiquitous High-Performance Computing
    by Nicholas P. Carter, Aditya Agrawal, Shekhar Borkar, Romain Cledat, Howard David, Dave Dunning, Joshua Fryman, Ivan Ganev, Roger A. Golliver, Rob Knauerhase, Richard Lethin, Benoit Meister, Asit K. Mishra, Wilfred R. Pinfold, Justin Teller, Josep Torrellas, Nicolas Vasilache, Ganesh Venkatesh, and Jianping Xu,
    International Symposium on High Performance Computer Architecture (HPCA), February 2013. [Presentation slides]
  69. EnergySmart: Toward Energy-Efficient Manycores for Near-Threshold Computing
    by Ulya R. Karpuzcu, Abhishek Sinkar, Nam Sung Kim, and Josep Torrellas,
    International Symposium on High Performance Computer Architecture (HPCA), February 2013. [Presentation slides]
  70. Illusionist: Transforming Lightweight Cores into Aggressive Cores on Demand
    by Amin Ansari, Shuguang Feng, Shantanu Gupta, Josep Torrellas, and Scott Mahlke,
    International Symposium on High Performance Computer Architecture (HPCA), February 2013. [Presentation slides]
  71. Comparing the Power and Performance of Intel's SCC to State-of-the-Art CPUs and GPUs
    by Ehsan Totoni, Babak Behzad, Swapnil Ghike and Josep Torrellas,
    International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2012. [Presentation slides]
  72. BulkSMT: Designing SMT Processors for Atomic-Block Execution
    by Xuehai Qian, Benjamin Sahelices and Josep Torrellas,
    International Symposium on High Perfomance Computer Architecture (HPCA), February 2012. [Presentation slides]
  73. BulkCompactor: Optimized Deterministic Execution via Conflict-Aware Commit of Atomic Blocks
    by Yuelu Duan, Xing Zhou, Wonsun Ahn, and Josep Torrellas,
    International Symposium on High Perfomance Computer Architecture (HPCA), February 2012. [Presentation slides]
  74. FlexBulk: Intelligently Forming Atomic Blocks in Blocked-Execution Multiprocessors to Minimize Squashes
    by Rishi Agarwal and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2011. [Presentation slides]
  75. Rebound: Scalable Checkpointing for Coherent Shared Memory
    by Rishi Agarwal, Pranav Garg, and Josep Torrellas,
    International Symposium on Computer Architecture (ISCA), June 2011. [Presentation slides]
  76. Cache-Only Memory Architecture
    by Josep Torrellas,
    Encyclopedia of Parallel Computing, Springer Science+Business Media LLC, May 2011.
  77. ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment
    by Xuehai Qian, Wonsun Ahn, and Josep Torrellas,
    International Symposium on Microarchitecture (MICRO), December 2010. [Presentation slides]
  78. The Bulk Multicore Architecture for Improved Programmability
    by Josep Torrellas, Luis Ceze, James Tuck, Calin Cascaval, Pablo Montesinos, Wonsun Ahn, and Milos Prvulovic,
    Communications of the ACM (CACM), December 2009. [Presentation slides]
  79. Architectures for Extreme-Scale Computing by Josep Torrellas,
    IEEE Computer, November 2009. [Presentation slides]
  80. BulkCompiler: High-Performance Sequential Consistency through Cooperative Compiler and Hardware Support
    by Wonsun Ahn, Shanxiang Qi, Jae-Woo Lee, Marios Nicolaides, Xing Fang, Josep Torrellas, David Wong, and Samuel Midkiff,
    International Symposium on Microarchitecture (MICRO), December 2009. [Presentation slides]
  81. Hardware and Software Approaches for Deterministic Multiprocessor Replay of Concurrent Programs
    by Gilles Pokam, Cristiano Pereira, Klaus Danne, Lynda Yang, Samuel King, and Josep Torrellas,
    Intel Technology Journal, Issue on Addressing the Challenges of Tera-Scale Computing, Vol. 13, Issue 4, December 2009.
  82. Two Hardware-based Approaches for Deterministic Multiprocessor Replay
    by Derek R. Hower, Pablo Montesinos, Luis Ceze, Mark D. Hill, and Josep Torrellas,
    Research Highlight, Communications of the ACM (CACM), June 2009.
  83. Lessons Learned During the Development of the CapoOne Deterministic Multiprocessor Replay System
    by Pablo Montesinos, Matthew Hicks, Wonsun Ahn, Samuel T. King, and Josep Torrellas,
    Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), June 2009. [Presentation slides]
  84. Capo: A Software-Hardware Interface for Practical Deterministic Multiprocessor Replay
    by Pablo Montesinos, Matthew Hicks, Samuel T. King, and Josep Torrellas,
    14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2009. [Presentation slides]
  85. DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Efficiently
    by Pablo Montesinos, Luis Ceze, and Josep Torrellas,
    35th Annual International Symposium on Computer Architecture (ISCA), June 2008. [Presentation slides]
  86. Concurrency Control with Data Coloring
    by Luis Ceze, Christoph von Praun, Calin Cascaval, Pablo Montesinos, and Josep Torrellas,
    Workshop on Memory Systems Performance and Correctness (MSPC), March 2008.
  87. Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors
    by Karin Strauss, Xiaowei Shen, and Josep Torrellas,
    40th International Symposium on Microarchitecture (MICRO), December 2007. [Presentation slides]
  88. Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking
    by Brian Greskamp and Josep Torrellas,
    International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2007. [Presentation slides]
  89. BulkSC: Bulk Enforcement of Sequential Consistency
    by Luis Ceze, James M. Tuck, Pablo Montesinos, and Josep Torrellas,
    34th Annual International Symposium on Computer Architecture (ISCA), June 2007. [Presentation slides]
  90. Colorama: Architectural Support for Data-Centric Synchronization
    by Luis Ceze, Pablo Montesinos, Christoph von Praun, and Josep Torrellas,
    13th International Symposium on High-Performance Computer Architecture (HPCA07), February 2007. [Presentation slides]
  91. Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors
    by Karin Strauss, Xiaowei Shen, and Josep Torrellas,
    33rd Annual International Symposium on Computer Architecture (ISCA), June 2006. [Presentation slides]
  92. Bulk Disambiguation of Speculative Threads in Multiprocessors
    by Luis Ceze, James M. Tuck, Calin Cascaval, and Josep Torrellas,
    33rd Annual International Symposium on Computer Architecture (ISCA), June 2006. [Presentation slides]
  93. Rapid Prototyping in Architecture Research Using Hardware Hooks in COTS Systems
    by Smruti R. Sarangi, Brian Greskamp, and Josep Torrellas,
    Workshop on Architectural Research Prototyping (WARP), June 2006.
  94. SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback
    by Radu Teodorescu, Jun Nakano, and Josep Torrellas,
    IEEE Micro Magazine, IEEE, Inc., vol. 26, September-October, 2006.
  95. ReViveI/O: Efficient Handling of I/O in Highly-Available Rollback-Recovery Servers
    by Jun Nakano, Pablo Montesinos, Kourosh Gharachorloo, and Josep Torrellas,
    12th International Symposium on High-Performance Computer Architecture (HPCA), February 2006. [Presentation slides]

  96. uComplexity: Estimating Processor Design Effort
    by Cyrus Bazeghi, Francisco J. Mesa-Martinez, Brian Greskamp, Josep Torrellas, and Jose Renau,
    Technical Report No. UIUCDCS-R-2005-2644, August 2005.

  97. The Design Complexity of Program Undo Support in a General-Purpose Processor
    by Radu Teodorescu and Josep Torrellas,
    Workshop on Complexity-Effective Design (WCED), in conjunction with ISCA, June 2005. [Presentation slides]

  98. Prototyping Architectural Support for Program Rollback Using FPGAs
    by Radu Teodorescu and J. Torrellas,
    2005 IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2005. [Presentation slides]
    A one-page summary can be found as
    Prototyping Architectural Support for Program Rollback: An Application to Software Debugging
    Workshop on Architecture Research using FPGA Platforms, in conjunction with HPCA-11, February 2005. [Presentation slides]

  99. A Near-Memory Processor for Vector, Streaming and Bit Manipulation Workloads
    by Mingliang Wei, Marc Snir, Josep Torrellas, and R. Brett Tremaine
    Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2), September 2005. [Presentation slides]

    Additional details of the Processor can be found in:
    A Brief Description of the NMP ISA and Benchmarks
    by Mingliang Wei, Marc Snir, Josep Torrellas, and R. Brett Tremaine
    Technical Report No. UIUCDCS-R-2005-2633, February 2005.

  100. High Performance Memory Systems
    by Haldun Hadimioglu, David Kaeli, Jeff Kuskin, Ashwini Nanda and Josep Torrellas, editors
    290 pages, ISBN: 0-387-00310-X, Springer Verlag, New York, 2003.

  101. Design Trade-offs in High-Throughput Coherence Controllers
    by Anthony Nguyen and Josep Torrellas,
    International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2003. [Presentation slides]

  102. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors
    by Milos Prvulovic, Zheng Zhang, and Josep Torrellas
    29th Annual International Symposium on Computer Architecture (ISCA), May 2002. [Presentation slides]
    In the paper, there is a typo in the Y-Axes of Figs 9 and 10. The corrected plots are here.

  103. Compiler-Assisted Software and Hardware Support for Reduction Operations
    by F. Dang, M. Garzaran, M. Prvulovic, Y. Zhang, A. Jula, H. Yu, N. Amato, L. Rauchwerger, and J. Torrellas,
    NSF Workshop on Next Generation Systems, April 2002.

  104. Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors
    by Maria Jesus Garzaran, Milos Prvulovic, Alin Jula, Hao Yu, Ye Zhang, Lawrence Rauchwerger, and Josep Torrellas
    International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2001. [Presentation slides]

  105. Cache-Only Memory Architectures
    by Fredrik Dahlgren and Josep Torrellas,
    IEEE Computer Magazine, June 1999.

  106. Improving the Performance of Bristled CC-NUMA Systems Using Virtual Channels and Adaptivity
    by José F. Martínez, Josep Torrellas, and Jose Duato,
    1999 ACM International Conference on Supercomputing (ICS), June 1999.

  107. Software Trace Cache
    by Alex Ramirez, Josep-L. Larriba-Pey, Carlos Navarro, Josep Torrellas, and Mateo Valero,
    1999 ACM International Conference on Supercomputing (ICS), June 1999.

  108. Excel-NUMA: Toward Programmability, Simplicity, and High Performance
    by Zheng Zhang, Marcelo Cintra, and Josep Torrellas,
    IEEE Transactions on Computers, Special Issue on Cache Memory, February 1999.
    A longer version is CSRD Technical Report 1544, November 1996.

  109. Upcoming Architectural Advances in DSM Machines and Their Impact on Programmability
    by Josep Torrellas,
    9th SIAM Conference on Parallel Processing for Scientific Computing, March 1999.

  110. Enhancing Memory Use in Simple Coma: Multiplexed Simple Coma
    by Sujoy Basu and Josep Torrellas,
    Fourth International Symposium on High-Performance Computer Architecture (HPCA), February 1998.

  111. The Performance of the Cedar Multistage Switching Network
    by Josep Torrellas and Zheng Zhang,
    IEEE Transactions on Parallel and Distributed Systems, April 1997.
    A shorter version appeared as
    The Performance of the Cedar Multistage Switching Network
    Supercomputing'94, November 1994.

  112. Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA
    by Zheng Zhang and Josep Torrellas,
    Third International Symposium on High-Performance Computer Architecture (HPCA), January 1997.

  113. Speeding up the Memory Hierarchy in Flat COMA Multiprocessors
    by Liuxi Yang and Josep Torrellas,
    Third International Symposium on High-Performance Computer Architecture (HPCA), January 1997.

  114. The Illinois Aggressive Coma Multiprocessor Project (i-acoma)
    by Josep Torrellas and David Padua,
    6th Symposium on the Frontiers of Massively Parallel Computing, October 1996.

  115. An Efficient Implementation of Tree-Based Multicast Routing for Distributed Shared-Memory Multiprocessors
    by Manuel Perez Malumbres(*), Jose Duato(*), and Josep Torrellas,
    (* Universidad Politecnica de Valencia). 1996 Symposium on Parallel and Distributed Processing (SPDP), October 1996.

  116. Optimizing the Primary Cache for Parallel Scientific Applications: The Pool Buffer Approach
    by Liuxi Yang and Josep Torrellas,
    1996 International Conference on Supercomputing (ICS), June 1996.

  117. Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors
    by Alain Raynaud, Zheng Zhang, and Josep Torrellas,
    Second International Symposium on High-Performance Computer Architecture (HPCA), January 1996.

  118. Evaluating the Performance of Cache-Affinity Scheduling in Shared-Memory Multiprocessors,
    by Josep Torrellas, Andrew Tucker and Anoop Gupta,
    Journal of Parallel and Distributed Computing, February 1995.

  119. The Performance of the Cedar Multistage Switching Network
    by Josep Torrellas and Zheng Zhang,
    Supercomputing'94, November 1994.

  120. An Efficient Algorithm for the Run-time Parallelization of DOACROSS Loops
    by Ding-Kai Chen, Josep Torrellas and Pen-Chung Yew,
    Supercomputing'94, November 1994.

  121. Comparing the Performance and Programmibility of the DASH and Cedar Multiprocessors for Scientific Loads
    by Josep Torrellas and David Koufaty, and David Padua,
    1994 International Conference on Parallel Processing (ICPP), August 1994.

  122. False Sharing and Spatial Locality in Multiprocessor Caches,
    by Josep Torrellas, Monica S. Lam and John L. Hennessy,
    Transactions on Computers, June 1994.

  123. Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System,
    by Josep Torrellas, Anoop Gupta, and John Hennessy,
    ASPLOS V, October 1992.

  124. Shared Data Placement Optimizations to Reduce Multiprocessor Cache Miss Rates
    by Josep Torrellas, Monica Lam, and John Hennessy,
    1990 International Conference on Parallel Processing (ICPP), August 1990.