Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors

Marcelo Cintra, José F. Martínez, Josep Torrellas

Department of Computer Science University of Illinois at Urbana-Champaign



### Speculative Parallelization

- Codes with access patterns not analyzable by compiler
- Speculative parallelization can extract some parallelism
- Several designs of speculative CMPs
- <u>Goal & Contribution</u>: Scalable speculative architecture using speculative CMPs as building blocks
  - trivially defaults for single-processor nodes

#### <u>Avg. speedup of 5.2 for 16 processors</u> (for dominant, non-analyzable code sections)



### Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



### Speculative Parallelization

- Assume no dependences and execute threads in parallel
- Track data accesses
- Detect violations
- Squash offending threads and restart them





Intl. Symp. on Computer Architecture - June

### Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



### Speculative CMP



#### MDT Memory Disambiguation Table

#### [Krishnan and Torrellas, ICS 98]



Intl. Symp. on Computer Architecture - June

### Memory Disambiguation Table (MDT)

- Purpose: detect dependences + locate versions
- 1 entry per memory line touched
- Load and Store bits per word per processor





### Handling Data Dependences: Loads

#### • On a load use S bits to find most up-to-date version





Intl. Symp. on Computer Architecture - June

## Handling Data Dependences: Stores (I)

#### Use L and S bits to detect RAW violations and squash



Intl. Symp. on Computer Architecture - June

## Handling Data Dependences: Stores (II)

#### Use L and S bits to detect RAW violations and squash





Intl. Symp. on Computer Architecture - June

### Summary of Protocol

Per-word speculative
 Multiple versions
 information

		AW	WA	<b>R</b>	WA	<b>LW</b>
Squash?	same- word	false	same- word	false	same- word	false
In-order	No	No	No	No	No	No
Out-of-order	Yes	No	No	No	No	No



Intl. Symp. on Computer Architecture - June

### Speculative CMP

#### Storing Versions

- L1 maintains versions of speculative threads
- L2 maintains only safe versions
- Commit: write back dirty versions from L1 to L2
- Static mapping and in-order scheduling of tasks
  L1 and MDT overflows cause stalls



### Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



### Scalable Speculative Multiprocessor

Goals:

1. Use <u>largely unmodified</u> speculative CMP in a scalable system

- trivially defaults for single-processor nodes

2. Provide simple integration into CC-NUMA



## Hierarchical Approach: CMP as Nodes



DIR	Directory
NC	Network Controller
LMDT	Local Memory
	<b>Disambiguation Table</b>
GMDT	Global Memory
	<b>Disambiguation Table</b>



Intl. Symp. on Computer Architecture - June

## Hierarchy

		Node	System
<b>T</b> 7 . •	Spec	L1	L2
Versions	Safe	L2	Mem
Commits		Processor	Node
		$L1 \rightarrow L2$	$L2 \rightarrow Mem$
Spec info		LMDT	GMDT
Granularity of info		Processors	Nodes
Mapping of tasks		Thread	Chunk
		Static	Dynamic



### Hierarchical Approach: Loads



### Hierarchical Approach: Stores



# Mapping of Tasks

	Node	System	
Assignment	Threads - Processors	Chunks → Nodes	
Mapping	Static	Dynamic	
Reason	Minimize spec CMP modifications	Minimize load imbalance	

Chunk = consecutive set of threads





## Mapping of Tasks



## Node Commits Node 0 finishes iterations





### Node Commits



### GMDT Features

- + Allows displacement of clean speculative data from caches
  - 30% faster because of no stall
- + Identify versions to read with a single lookup
- + Selective invalidations with shielding
  - 50% fewer network messages
- + Squash all faulting threads in parallel & restart in parallel
  - 5% faster in a 4 node system
- Commit and squash require sync of GMDT (<u>not</u> <u>processors</u>)



### Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



### Simulation Environment

- Execution-driven simulation
- Detailed superscalar processor model
- Coherent+speculative memory back-end
- Scalable multiprocessor: 4 nodes
   Node: spec CMP + 1M L2 + 2K-entry GMDT
   CMP: 4 x (processor + 32K L1) + 512-entry LMDT
   Processor: 4-issue, dynamic



## Applications

- Applications dominated by non-analyzable loops (subscripted subscripts)
- Track, BDNA (PERFECT) APSI (SPECfp95)
   DSMC3D, Euler (HPF2)
   Tree (Univ. of Hawaii)

Non-analyzable loops take on avg. 51% of sequential time

- Non-analyzable loops and accesses identified by the Polaris parallelizing compiler
- Results shown for the non-analyzable loops only



### Overall Performance <u>Avg. speedup=4.4</u>



### Overall Performance <u>Avg. speedup=4.4</u>



#### Overall Performance Avg. speedup=4.4



2000

### Overall Performance <u>Avg. speedup=4.4</u>



Base: 1 iteration per processor Unrolling: 2 and 4 iterations per processor

- Increased performance: avg. speedup of 5.2
- Reduction in memory time
- Increase in L1 overflows



### Granularity of Speculative State



### Related Work (I)

#### CMP schemes:

Multiscalar (Wisconsin), TLDS (CMU), Hydra (Stanford), MDT (Illinois), Superthreaded (Minnesota), Speculative Multithreading (UPC)

- designed for tightly-coupled systems: not scalable



### Related Work (II)

- Scalable schemes:
  - TLDS (CMU), Zhang et al. (Illinois):
    - Speculative state dispersed along with data
    - Flat view of processors
    - Zhang et al: More sophisticated (handles reduction, load imbalance, large working sets) but complex



### Conclusions

- Extended speculative parallelization to scalable system
- Integrated <u>largely unmodified</u> speculative CMP
   trivially defaults for single-processor nodes
- Promising results: <u>speedup of 5.2 for 16 processors</u>
- Need to support per-word speculative state to avoid excessive squashes



Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors

Marcelo Cintra, José F. Martínez, Josep Torrellas

Department of Computer Science University of Illinois at Urbana-Champaign



### Cross Iteration Dependences

	Denene eten	RA		1 W WA		W	WAW	
Application (2	(Average)	Same Word	False	Same Word	False	Same Word	False	
Track	Number	0.1	4,869	0.1	47		4,880	
Паск	Distance	1.0	1.6	1.0	3.1	0	1.6	
APSI	Number	0	0	95,232	333,312	> 95,232	><333,312	
	Distance	0	0	1.0	1.0	1.0	1.0	
DSMC3D	Number	147,390	9,350,766	0 (102,912	509,315	> 85,343	> 4,939,798	
	Distance	2,640	225	260,051	228,047	2,608	89	
Euler	Number	0	104,066	> 0	0	0	104,066	
	Distance	0	415	0	0	0	415	
BDNA	Number	0	0	32,422	48,518	998,500	• (,492,510	
	Distance	0	0	1.0	1.0	1.0	1.0	

# *False:* dependence between different words of the same cache line



### GMDT Features

- + Allows displacement of clean speculative data from caches
  - 30% faster because of no stall
- + Identify versions to read with a single lookup
- + Selective invalidations with shielding
  - 50% fewer network messages
- + Squash all faulting threads in parallel & restart in parallel
  - 5% faster in a 4 node system
- Commit and squash require sync of GMDT (<u>not</u> <u>processors</u>)



### Application Behavior



## Minimizing Squashes

Support for			Sauce b 2		
multiple versions	per-word state	Squasii?			
Y	$oldsymbol{Y}$	000	same-word	RAW	
		RA		RAW	
$oldsymbol{N}$	Y	000	same-word	WAR	
				WAW	
Y	ΝT	ooo same-word false	RAW		
	$I\mathbf{N}$		false	WAW	

*False:* dependence between different words of the same cache line



### Interaction GMDT-Directory

 In general: GMDT operates on speculative data Dir operates on coherent data

- However: Dir sharing vector is kept up-to-date for speculative data for two reasons:
  - smoothen transition in and out of speculative sections
  - further filter our invalidation messages on speculative stores



### Multiprogramming

- Replicate window for each job
- Add job id to GMDT entries





### Simulation Environment

Processor Param.	Value
Issue width	4
Instruction window size	<b>6</b> 4
No. functional units(Int,FP,Ld/St)	3,2,2
No. renaming registers(Int,FP)	32,32
No. pending memory ops.(Ld,St)	8,16

Memory Param.	Value
L1,L2,VC size	32KB,1MB,64KB
L1,L2,VC assoc.	2-way,4-way,8-way
L1,L2,VC,line size	64 <b>B</b> ,64 <b>B</b> ,64B
L1,L2,VC,latency	1,12,12 cycles
L1,L2,VC banks	2,3,2
Local memory latency	75 cycles
2-hop memory latency	290 cycles
3-hop memory latency	360 cycles
LMDT,GMDT size	512,2K entries
LMDT,GMDT assoc.	8-way,8-way
LMDT,GMDT lookup	4,20 cycles
L1-to-LMDT latency	3 cycles
LMDT-to-L2 latency	8 cycles
Max. active window	8 chunks



## Application Characteristics

Application	Loops to Parallelize	% of Sequential Time	Speculative Data (KB)
Track	nfilt_300	41	240
APSI	run_[20,30,40,60,100]	21	40
DSMC3D	move3_200	33	24767
Euler	dflux_[100,200] eflux_[100,200,300] psmoo_20	90	686
BDNA	actfor_240	32	7
Tree	accel_10	90	1
		average: 51	



Performance data reported refer to the loops only

#### <u>Avg. speedup=4.7 (Blk 2)</u> <u>4.6 (Blk 4)</u>





#### <u>Avg. speedup=4.7 (Blk 2)</u> <u>4.6 (Blk 4)</u>





Intl. Symp. on Computer Architecture - June

#### <u>Avg. speedup=4.7 (Blk 2)</u> <u>4.6 (Blk 4)</u>



