

Architectural Support for Scalable Speculative Parallelization in Shared- Memory Multiprocessors

Marcelo Cintra, José F. Martínez, Josep Torrellas

Department of Computer Science
University of Illinois at Urbana-Champaign



Speculative Parallelization

- Codes with access patterns not analyzable by compiler
- Speculative parallelization can extract some parallelism
- Several designs of speculative CMPs
- Goal & Contribution: Scalable speculative architecture using speculative CMPs as building blocks
 - trivially defaults for single-processor nodes

Avg. speedup of 5.2 for 16 processors
(for dominant, non-analyzable code sections)



Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



Speculative Parallelization

- Assume no dependences and execute threads in parallel
- Track data accesses
- Detect violations
- Squash offending threads and restart them

Do I = 1 to N
... = A(L(I))+...

A(K(I)) = ...
EndDo



Iteration J
... = A(4)+...

A(5) = ...

Iteration J+1
... = A(2)+...

A(2) = ...

~~*Iteration J+2*
... = A(5)+...~~

~~A(6) = ...~~

RAW




Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



Speculative CMP



MDT Memory Disambiguation Table

[Krishnan and Torrellas, ICS 98]



Memory Disambiguation Table (MDT)

- Purpose: detect dependences + locate versions
- 1 entry per memory line touched
- Load and Store bits per word per processor

Valid	Tag	Word 0				Word 1											
		Load		Store		Load		Store									
		P0	P1	P2	P3	P0	P1	P2	P3	P0	P1	P2	P3				
1	0x1234	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0


Processor 2 has loaded word 0

Processor 1 has modified word 0




Handling Data Dependences: Loads

- On a load use S bits to find most up-to-date version




Handling Data Dependences: Stores (I)

- Use L and S bits to detect RAW violations and squash



Handling Data Dependences: Stores (II)

- Use L and S bits to detect RAW violations and squash



Summary of Protocol

- Per-word speculative information
- Multiple versions



Squash?	RAW		WAR		WAW	
	same-word	false	same-word	false	same-word	false
In-order	No	No	No	No	No	No
Out-of-order	Yes	No	No	No	No	No



Speculative CMP

- Storing Versions
 - L1 maintains versions of speculative threads
 - L2 maintains only safe versions
 - Commit: write back dirty versions from L1 to L2
- Static mapping and in-order scheduling of tasks
- L1 and MDT overflows cause stalls



Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



Scalable Speculative Multiprocessor

- Goals:


1. Use largely unmodified speculative CMP in a scalable system

- trivially defaults for single-processor nodes

2. Provide simple integration into CC-NUMA



Hierarchical Approach: CMP as Nodes



DIR **Directory**
NC **Network Controller**
LMDT **Local Memory**
 Disambiguation Table
GMDT **Global Memory**
 Disambiguation Table




Hierarchy


		<i>Node</i>	<i>System</i>
<i>Versions</i>	<i>Spec</i>	L1	L2
	<i>Safe</i>	L2	Mem
<i>Commits</i>		Processor L1 → L2	Node L2 → Mem
<i>Spec info</i>		LMDT	GMDT
<i>Granularity of info</i>		Processors	Nodes
<i>Mapping of tasks</i>		Thread Static	Chunk Dynamic



Hierarchical Approach: Loads



Hierarchical Approach: Stores



Mapping of Tasks

	<i>Node</i>	<i>System</i>
<i>Assignment</i>	Threads → Processors	Chunks → Nodes
<i>Mapping</i>	Static	Dynamic
<i>Reason</i>	Minimize spec CMP modifications	Minimize load imbalance



- Chunk = consecutive set of threads




Mapping of Tasks

Node 1 finishes iterations

Task: 0 1 2 3 4 5 6 7 8 9 10 11






Writeback L1
D data to L2



Mapping of Tasks



Task: 0 1 2 3 4 5 6 7 8 9 10 11
 12 13 14 15




Node Commits

Node 0 finishes iterations



Task: 0 1 2 3 4 5 6 7 8 9 10 11
 12 13 14 15



Writeback L1
D data to L2



Writeback L2
D data to memory





Node Commits

Node 1 has already finished chunk 1


Task:

16 17 18 19 4 5 6 7 8 9 10 11
 12 13 14 15



Update queue

Least-Spec



Most-Spec



Writeback L2

D data to memory



Node Commits

Task:



GMDT Features

- + Allows displacement of clean speculative data from caches
 - 30% faster because of no stall
- + Identify versions to read with a single lookup
- + Selective invalidations with shielding
 - 50% fewer network messages
- + Squash all faulting threads in parallel & restart in parallel
 - 5% faster in a 4 node system
- Commit and squash require sync of GMDT (not processors)



Outline

- Motivation
- Background
- Speculative CMP
- Scalable Speculation
- Evaluation
- Related Work
- Conclusions



Simulation Environment

- Execution-driven simulation
- Detailed superscalar processor model
- Coherent+speculative memory back-end
- Scalable multiprocessor: 4 nodes

Node: spec CMP + 1M L2 + 2K-entry GMDT

CMP: 4 x (processor + 32K L1) + 512-entry LMDT

Processor: 4-issue, dynamic




Applications

- Applications dominated by non-analyzable loops (subscripted subscripts)
 - Track, BDNA (PERFECT)
APSI (SPECfp95)
DSMC3D, Euler (HPF2)
Tree (Univ. of Hawaii)
 - Non-analyzable loops and accesses identified by the Polaris parallelizing compiler
 - Results shown for the non-analyzable loops only
- Non-analyzable loops take on avg. 51% of sequential time




Overall Performance

Avg. speedup=4.4




Overall Performance

Avg. speedup=4.4




Overall Performance

Avg. speedup=4.4



Overall Performance

Avg. speedup=4.4



Loop Unrolling


Base: 1 iteration per processor

Unrolling: 2 and 4 iterations per processor

- Increased performance: avg. speedup of 5.2
- Reduction in memory time
- Increase in L1 overflows



Granularity of Speculative State



Related Work (I)

- CMP schemes:

Multiscalar (Wisconsin), TLDS (CMU), Hydra (Stanford), MDT (Illinois), Superthreaded (Minnesota), Speculative Multithreading (UPC)

– designed for tightly-coupled systems: not scalable



Related Work (II)

- Scalable schemes:
 - TLDS (CMU), Zhang et al. (Illinois):
 - Speculative state dispersed along with data
 - Flat view of processors
 - Zhang et al: More sophisticated (handles reduction, load imbalance, large working sets) but complex



Conclusions

- Extended speculative parallelization to scalable system
- Integrated largely unmodified speculative CMP
 - trivially defaults for single-processor nodes
- Promising results: speedup of 5.2 for 16 processors
- Need to support per-word speculative state to avoid excessive squashes



Architectural Support for Scalable Speculative Parallelization in Shared- Memory Multiprocessors

Marcelo Cintra, José F. Martínez, Josep Torrellas

Department of Computer Science
University of Illinois at Urbana-Champaign



Cross Iteration Dependences

<i>Application</i>	<i>Parameter (Average)</i>	<i>RAW</i>		<i>WAR</i>		<i>WAW</i>	
		<i>Same Word</i>	<i>False</i>	<i>Same Word</i>	<i>False</i>	<i>Same Word</i>	<i>False</i>
<i>Track</i>	<i>Number</i>	0.1	4,869	0.1	47	0	4,880
	<i>Distance</i>	1.0	1.6	1.0	3.1	0	1.6
<i>APSI</i>	<i>Number</i>	0	0	95,232	333,312	95,232	333,312
	<i>Distance</i>	0	0	1.0	1.0	1.0	1.0
<i>DSMC3D</i>	<i>Number</i>	147,390	9,350,766	102,912	509,315	85,343	8,939,798
	<i>Distance</i>	2,640	225	260,051	228,047	2,608	89
<i>Euler</i>	<i>Number</i>	0	104,066	0	0	0	104,066
	<i>Distance</i>	0	415	0	0	0	415
<i>BDNA</i>	<i>Number</i>	0	0	32,422	48,518	998,500	1,492,510
	<i>Distance</i>	0	0	1.0	1.0	1.0	1.0

False: dependence between different words of the same cache line






GMDT Features

- + Allows displacement of clean speculative data from caches
 - 30% faster because of no stall
- + Identify versions to read with a single lookup
- + Selective invalidations with shielding
 - 50% fewer network messages
- + Squash all faulting threads in parallel & restart in parallel
 - 5% faster in a 4 node system
- Commit and squash require sync of GMDT (not processors)



Application Behavior

<i>Access Pattern</i>	<i>Multiple Versions</i>	<i>Per-Word State</i>	<i>Appl.</i>
 <p>1. <i>Random, clustered</i></p>	Yes	Yes	Track, DSMC3D
 <p>2. <i>Random, sparse</i></p>	No, but may suffer more squashes		DSMC3D, Euler
 <p>3. <i>Often write followed by read</i></p>	Yes	Yes	APSI, BDNA, Tree



Minimizing Squashes

<i>Support for</i>		<i>Squash?</i>		
<i>multiple versions</i>	<i>per-word state</i>			
<i>Y</i>	<i>Y</i>	ooo	same-word	RAW
<i>N</i>	<i>Y</i>	ooo	same-word	RAW WAR WAW
<i>Y</i>	<i>N</i>	ooo	same-word false	RAW WAW

False: dependence between different words of the same cache line




Interaction GMDT-Directory

- In general: GMDT operates on speculative data
Dir operates on coherent data
- However: Dir sharing vector is kept up-to-date for speculative data for two reasons:
 - smoothen transition in and out of speculative sections
 - further filter our invalidation messages on speculative stores



Multiprogramming

- Replicate window for each job
- Add job id to GMDT entries



Simulation Environment

<i>Processor Param.</i>	<i>Value</i>
<i>Issue width</i>	4
<i>Instruction window size</i>	64
<i>No. functional units(Int,FP,Ld/St)</i>	3,2,2
<i>No. renaming registers(Int,FP)</i>	32,32
<i>No. pending memory ops.(Ld,St)</i>	8,16

<i>Memory Param.</i>	<i>Value</i>
<i>L1,L2,VC size</i>	32KB,1MB,64KB
<i>L1,L2,VC assoc.</i>	2-way,4-way,8-way
<i>L1,L2,VC,line size</i>	64B,64B,64B
<i>L1,L2,VC,latency</i>	1,12,12 cycles
<i>L1,L2,VC banks</i>	2,3,2
<i>Local memory latency</i>	75 cycles
<i>2-hop memory latency</i>	290 cycles
<i>3-hop memory latency</i>	360 cycles
<i>LMDT,GMDT size</i>	512,2K entries
<i>LMDT,GMDT assoc.</i>	8-way,8-way
<i>LMDT,GMDT lookup</i>	4,20 cycles
<i>L1-to-LMDT latency</i>	3 cycles
<i>LMDT-to-L2 latency</i>	8 cycles
<i>Max. active window</i>	8 chunks



Application Characteristics


<i>Application</i>	<i>Loops to Parallelize</i>	<i>% of Sequential Time</i>	<i>Speculative Data (KB)</i>
<i>Track</i>	nfilt_300	41	240
<i>APSI</i>	run_[20,30,40,60,100]	21	40
<i>DSMC3D</i>	move3_200	33	24767
<i>Euler</i>	dflux_[100,200] eflux_[100,200,300] psmoo_20	90	686
<i>BDNA</i>	actfor_240	32	7
<i>Tree</i>	accel_10	90	1
	average:	51	

- Performance data reported refer to the loops only




Loop Unrolling

Avg. speedup=4.7 (Blk 2)
4.6 (Blk 4)



Loop Unrolling

Avg. speedup=4.7 (Blk 2)
4.6 (Blk 4)



Loop Unrolling

Avg. speedup=4.7 (Blk 2)
4.6 (Blk 4)

